Asic design engineer

  • San José
  • Cisco Systems

You will work with front end rtl design and verification teams and architects to understand chip architecture strong interactive and waveform debug skills